Two 2V operational amplifiers (Op-amp) with rail-to-rail input and output ranges were implemented. The regulated cascoded current mirrors and the feedback class-AB controlled output stage are used to allow further lowering of operating voltage. The first Op-amp had an unit-gain bandwidth of 4.8MHz and DC gain of 130dB. The second Op-amp employed the multi-path-driven technique to attain a higher unit-gain bandwidth of 6.6MHz with DC gain of 135dB. Both Op-amps, compared to all other proposed Op-amps, are the most power-efficient design.
I. Introduction
Low-voltage low-power Op-amp is the basic element of low-voltage low-power circuits. Reference [1] already implemented a compact power-efficient 3V rail-to-rail Op-amp mainly by combining the summing circuit with feedforward class-AB controlled circuits; however, too many cascoded transistors in the summing circuits stops further lowering of the operating voltage. Rail-to-rail Op-amps with modified architecture that run on supply voltages lower than 2V were implemented in [2] - [4] .
But the output of [2] and [3] doesn't critically swing from rail-to-rail because of the cascoded output stage. Reference [4] employees a class-AB output stage without class-AB control circuit. The power supply rejection of [4] is therefore worse.
Two 2V rail-to-rail Op-amps are realized in this thesis. The regulated cascoded current mirrors (RGC) [5] , as suggested by [2] , form the summing circuit in the input stage. As for the output stage, the feedback class-AB controlled circuit [6] is included. The second Op-amp then employees the multi-path-driven technique [7] to attains a better high-frequency performance. Section 2 discusses the design of input stage. The design of output stage is discussed in section 3. Section 4 deals with the frequency compensation and introduces the multi-path-driven technique. The measurement results are presented in section 5. The final section concludes the achievement and look into the future. Figure 1 displays the rail-to-rail input stage in our design. The complementary input pairs, M11-M14, enable the Op-amp to manage common-mode input signal from rail to rail [8] . But a minimum supply voltage of two gate-source voltages plus two saturation voltages is required by the complementary input pair [1] . To release this confinement, the complementary input pair is biased into weak inversion region, instead of strong inversion region. The constant-g m controlled circuit therefore employees the one-time current mirror, M15-M17, to facilitate the frequency compensation of the Op-amp [6] . The fabricating process is 0. 
II. Design of rail-to-rail input stage
where g ds1 -g ds5 are the channel conductance of transistor M1-M5 and g m2 -g m3 are the transconductance of transistors M2-M3. Such a large output resistance not only enlarges the output swing range of the summing circuit, but also increases the overall gain of the Op-amp.
III. Design of rail-to-rail output stage
The rail-to-rail output stage requires the push-and-pull output transistors connected in common-source configuration [8] . A class-AB controlled circuit is then necessary, in order to achieve a good comprise between distortion and quiescent dissipation. Figure 3 displays the rail-to-rail output stage with the feedback class-AB controlled circuit [9] The simulating frequency response of the Op-amp is shown in figure 5 . The Op-amp has a unit-gain bandwidth of 4.8MHz and phase margin of 62 when R L =1M ¡ and C L =10pF. Such unit-gain bandwidth, as well as phase margin, is not better enough owing to the cascaded output stage. Another 2V Op-amp thus employee the multi-path-driven technique [7] to enhance the high frequency response. 
V. Measurement results
Transistors M10d and M17d, connected with M10 and M17 in parallel in figure 1, facilitates the measurements of bias current for both PMOS and NMOS input pairs. Figure 8a shows the measured bias current of the complementary input pairs when the input common-mode voltage (V CM ) sweeps from rail-to-rail. The one-time current mirror starts to switch the bias current from P-channel into N-channel input pair when V CM increase beyond 0.8V. Both input pairs share the total bias current at V CM =1V, while N-channel input pair takes all current as V CM exceeds 1.2V. The function of the constant-g m control circuit is thus prove valid. With the Op-amp connected as a unit-gain buffer, the measured output signal is displayed in figure 8b when the positive input sweeps from rail to rail. This figure confirms the rail-to-rail operation of the 2V Op-amps. The CMRR over entire V CM ranges can be also deduced from this measurement according to the following equation
The maximum CMRR of the first Op-amp (20OP1) is 65dB, while that of the second Op-amp (20OP2) is only 44dB. We attributed such degradation to the complicated division of the complementary input pairs of 20OP2. Such division cause worse matching between input transistors, as well as current mirror loads; therefore, the denominator in equation (2) becomes even larger for 20OP2. The 2V Op-amps' output waveforms of the step response are shown in figure 10 . The slew rate of 20OP2 is nearly two-times larger than that of 20OP1. The multi-path-driven configuration contributes to such improvement. Table 1 summarizes the measuring specifications of two rail-to-rail Op-amps. only simulating results are presented in [2] . As an obvious consequence, figure 10 reveals that the Op-amps implemented in the thesis attains lowest operating voltage and highest bandwidth than all the other CMOS Op-amps. i.e. The Op-amps are the most power-efficient design.
VI. Conclusions
Combining RGC summing circuits and feedback class-AB controlled output stages, we successfully implemented the 2V Op-amps that really have rail-to-rail input and output ranges. With the multi-path-driven technique, the Op-amp achieves a most power-efficient design with bandwidth of 135dB and power dissipation of 632uW only.
If the operating voltage of the Op-amp is going to be below 1.5V, chief limitations again occurs in the complementary input pairs Two methods can resolve this problems.
One of the methods is operating the input pairs in the lateral bipolar mode [10] because the turn-on voltage of the transistor is only 0.5-0.7V in this mode; however, twin-well CMOS process is necessary. The other method is utilizing the level shifter [11] . the only payment is lots of layout area for the level-shift resistors.
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